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The object of the research is to develop a methodology to assess microprocessor 
lifetimes for a variety of wearout mechanisms by building the link between the device-
level wearout models and the system level. This research has focused on seven critical 
wearout mechanisms, namely negative bias temperature instability (NBTI), positive bias 
temperature instability (PBTI), hot carrier injection (HCI), transistor gate oxide 
breakdown (GOBD), electromigration (EM), stress-induced voiding (SIV) and backend 
time-dependent dielectric breakdown (BTDDB), and has demonstrated the feasibility of 
the proposed methodology by presenting results from a lifetime simulator based on the 
proposed methodology. 
We have developed an emulation framework for each of these failure 
mechanisms.  It uses an FPGA based platform to determine the activity and state profiles. 
The activity and state profiles are needed to determine the thermal profiles and electrical 
stress of each feature in a system [1]-[8]. Taking into account the detailed thermal and 
electrical stress profiles, a methodology was developed to accurately assess state-of-art 
microprocessor reliability due to different wearout mechanisms. Backend wearout 
mechanisms are handled differently than frontend wearout mechanisms.   
Analysis of lifetime due to the backend wearout mechanisms (BTDDB, EM, SIV) 
is based on layout analysis, layout feature extraction, where the wearout of each feature is 
computed and the distributions are combined analytically to estimate the lifetime of the 
full system [1]-[5],[9],[10]. 
xv 
 
Frontend wearout mechanisms (NBTI, PBTI, GOBD, HCI) first degrade transistor 
characteristics as a function of stress, which in turn degrades circuit performances.  
Hence, analysis of lifetime due to frontend wearout mechansms must take into account 
the use conditions and the circuit performance requirements [5]-[8]. Moreover, memory 
performances are different than logic performances and must be handled appropriately, 
taking into account the memory specifications, such as the static noise margin and 
minimum Vdd retention voltage [6]-[8]. 
This work presents a way to establish the link between the device-level wearout 
models and the architecture level. Combining the wearout models, the thermal profiles, 
and the electrical stress profiles, this work provides insight into lifetime-limiting wearout 
mechanisms, along with the reliability-critical microprocessor functional units for a 
system while taking into account a variety of use scenarios, composed of a fraction of 
time in operation, a fraction of time in standby, and a fraction of time when the system is 
off. This enables circuit designers to know if their designs will achieve an adequate 
lifetime and further make any updates in the designs to enhance reliability prior to 







Although constant technology scaling has resulted in considerable benefits, 
including smaller device dimensions, higher operating temperatures and electric fields 
have also contributed to faster device and interconnect aging due to wearout. Not only 
does this result in the shortening of microprocessor lifetimes, it leads to faster wearout 
resultant performance degradation with operating time. Microprocessor lifetime is a 
function of both device and backend wearout.  
The analysis of frontend mechanisms is different than backend mechanisms.  
Backend mechanisms result in open and short circuits, which result in system failure 
directly, and hence it is sufficient to model the time-to-failure of components of the 
system and to combine them statistically. Frontend wearout mechanisms, on the other 
hand, cause a gradual weakening of the devices. The weakening is both random and a 
function of stress and temperature. However, unlike backend mechanisms, the 
relationship between the degradation and the circuit performances must be taken into 
account to determine the lifetime distribution. 
Device lifetime is a function of two kinds of stress: electrical and thermal. An 
increase in either of the two results in decreased device reliability. The increase in device 
densities has been achieved through reduction in device dimensions, which means that 
the devices undergo increased electrical stresses during their lifetime. The resulting 
increase in operating frequency, as well as device densities, had led to greater thermal 
stress, which also increases with each new generation. A decrease in device reliability 
2 
 
and the increase in system complexity translate into systems whose lifetime 
characterization is both challenging due to the large number of devices that degrade 
simultaneously in modern systems and extremely critical because each device fails more 
quickly than in previous technologies. This work considers frontend wearout due to 
negative bias temperature instability (NBTI), positive bias temperature instability (PBTI), 
hot carrier injection (HCI), and transistor gate oxide breakdown (GOBD).  
Besides wearout due to devices, each technology generation reduces the 
interconnect dimensions without always reducing the supply voltage in proportion, 
resulting in higher electric fields within the backend dielectric and within the metal lines, 
increasing wearout in the backend geometries. At the same time, as the dielectric constant 
(k) decreases to reduce parasitics, the porosity of materials must increase, at the possible 
cost of increasing the vulnerability of materials to breakdown. Additionally, the faster 
operating frequencies of processors result in decreased interconnect reliability, due to 
increases in both electrical current and operating temperature, increasing the risk of 
failure of chips due to backend wearout for the newer technology nodes. This work 
considers backend wearout due to electromigration (EM), stress-induced voiding (SIV) 
and backend time-dependent dielectric breakdown (BTDDB). 
The physics describing IC failure mechanisms both in the frontend and in the 
backend has matured as a result of years of refinement to existing theories. However, the 
extension of these models to large and complex microprocessor systems has not proven to 
be straightforward and is complex. Microprocessor system reliability analysis requires 
techniques to extend the results gathered from small test structures to large complex 
microprocessors. Such an endeavor requires methods to manage the deluge of data that 
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comes with analyzing large numbers of complex layouts and devices degrading at 
different rates. 
The purpose of this research is to present a methodology to assess microprocessor 
lifetimes and circuit performances due to NBTI, PBTI, HCI, GOBD, BTDDB, EM and 
SIV by developing the link between the device-level wearout models and the architecture 
level while taking into account realistic use scenarios [11]. This enables a designer to 
make any updates in the design to enhance reliability prior to committing a design to 
manufacture. 
Since the wearout mechanisms being studied are activity and temperature 
dependent, the proposed framework determines the detailed thermal profiles of the 
systems under study, as well as the electrical stress of each net/device in the systems by 
running a variety of standard benchmarks. Microprocessors contain both logic and 
SRAM components.  Hence, both types of blocks are considered in this work. Backend 
wearout mechanisms are handled differently than frontend wearout mechanisms.   
Backend wearout mechanisms impact circuits by causing short circuits (for 
BTDDB) and open circuits (for EM and SIV).  It is assumed that these open and short 
circuit failures cause the system to fail, except when the failure happens in a memory 
block utilizing error correction codes and/or reconfiguration through redundancy. Hence, 
backend wearout models involve combining the time-to-failure distributions of large 
numbers of components and the determination of whether a component failure causes a 
system to fail is not required. Analysis of lifetime due to the backend wearout 
mechanisms is based on layout analysis, layout feature extraction, where the wearout of 
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each feature is computed and the distributions are combined analytically to estimate the 
lifetime of the full system [1]-[5],[9],[10], as illustrated in Figure 1.1. 
 
 
Figure 1.1: The flow of system-level modeling for backend wearout mechanisms.  
 
Frontend wearout mechanisms, namely NBTI, PBTI, HCI, and GOBD, result in 
threshold voltage drifts and gate current leakage that impact circuit timing for logic 
blocks and SRAM performances. When studying logic blocks, we combine the electrical 
stress profiles, thermal profiles and device-level models, and apply statistical timing 
analysis (incorporating process variations) to identify the critical paths of the 
microprocessors and to characterize microprocessor performance degradation due to 
NBTI, PBTI, HCI and GOBD, as illustrated in Figure 1.2. Similarly, DC noise margins of 
SRAM cells are also analyzed due to NBTI, PBTI, HCI and GOBD degradation. 
 
 




















Figure 1.2: The flow of system-level modeling for frontend wearout mechanisms. 
 
The impact of NBTI and PBTI on circuits has been previously studied with the 
older reaction diffusion theory ([12]-[17] for logic and [18],[19] for SRAMs) and the 
current trapping/detrapping theory ([20],[21] for logic and [22] for memory), which is 
also implemented in this work. Only simple ring oscillators are considered in [20], while 
providing evidence to validate trapping/detrapping theory over reaction diffusion theory.   
In this work, as in prior work [23], oxide breakdown is modeled by inserting a 
gate-to-source resistance (RG2S) or gate-to-drain resistance (RG2D) in a target gate in order 
to create the current leakage path in the circuit. A percolation model is used to count the 
number of conduction paths and the time to soft breakdown (SBD) and hard breakdown 
(HBD) in the thin oxide layer, and a quantum point contact (QPC) model is used to 
calculate the SBD and HBD resistances.   
Timing analysis is implemented in [21], including the updating of path selection 
throughout the aging process. However, prior work has involved smaller circuits and 
assumptions about stress distributions for each device [21],[22]. In this work we have 
used emulation to handle large systems running actual benchmarks to determine the 
actual activity of circuits and memory cells while running benchmarks. The results from 





















emulation are used to update timing analysis and analysis of memory performances based 
on actual usage patterns. 
  This work not only accounts for activity and temperature, but also accounts for 
the fact that processors are not in operation at all times. Realistic use conditions include 
operation modes, standby, and periods of time when the processor is turned off, as 




Figure 1.3: The use scenarios provided by Intel are shown [11]. 
 
The rest of the thesis is organized as follows. Chapter 2 gives a brief overview of 
the related work and recent trends. Chapter 3 presents the device-level wearout models 
we have used in this research. Chapter 4 gives the overview of our system-level aging 
assessment framework. The methodology to determine model parameters through FPGA 
emulation is described. In Chapter 5, we study the lifetimes for the systems from our 










simulator and present a comparison based on our results for backend wearout 
mechanisms. Chapter 6 describes our methodology to evaluate performance degradation 
of a microprocessor due to frontend wearout mechanisms and presents the degradation 
and lifetime results for logic blocks of the microprocessors.  We also present analysis of 





















Aggressive technology scaling, resulting in higher operating temperatures, electric 
fields, and smaller device dimensions, has contributed to faster device aging. Historically, 
the major causes of wearout in the field have been electromigration (EM), gate oxide 
breakdown (GOBD), and hot carrier injection (HCI) [24]. EM [25]-[28] refers to the 
dislocation of metal atoms caused by momentum imparted by electrical current in 
interconnects and vias. The dislocation of metal atoms further causes interconnects to 
have increased resistance over time. The increase in resistance is design dependent, since 
it is a function of current density and temperature. Failure happens at joints between 
interconnect lines and vias, most often under the vias, where a void can form. 
Specifically, vias are damaged by downstream electron flow, from the via to the metal 
below it. GOBD [29]-[35] is detected by leakage currents through gate oxides. These 
leakage currents are a cumulative function of the local electric field over time and 
temperature. Failures in the gate oxide are caused by local thinning of the oxide due to 
lattice problems, such as the dislocation of an atom or the generation of traps. HCI [36]-
[40] degrades device saturation current, threshold voltage, and the maximum 
transconductance over time, and it is due to velocity saturation effects and the reduction 
of charged interface states. Historically, HCI was only a major concern for NMOS 
devices, with PMOS devices showing comparatively negligible degradation because (a) 
holes have a smaller impact ionization rate and (b) holes face a higher 𝑆𝑖−𝑆𝑖𝑂2 barrier 
than electrons. However, subsequent reports have revealed that HCI effects on PMOS 
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devices is also observed [41]. The rate of degradation due to HCI is sensitive to operating 
conditions. 
More recently, because of the introduction of new materials (copper, low-k intra 
and inter-layer dielectrics, high-k gate dielectrics), the increase in the number of 
interconnect layers with smaller geometries and higher current densities, and the 
concomitant increase in on-chip temperatures, new failure mechanisms have emerged, 
including bias temperature instability in PMOS and NMOS transistors, backend time-
dependent dielectric breakdown (BTDDB), and stress-induced voiding (SIV). Negative 
bias temperature instability (NBTI) in PMOS devices [42]-[45] is caused by the 
generation of interface traps under high temperature and negative gate bias and results in 
shifts in device parameters, such as threshold voltage, transconductance, device mobility, 
etc., but is generally identified by shifts in the threshold voltage [43]. Positive bias 
temperature instability (PBTI) has the same effect on NMOS transistors. Failures in the 
backend dielectric [46]-[53] are due to the alignment of trap sites which provide a low 
impedance path through the oxide that enables copper drift. Breakdown is detected by 
leakage current through the oxide. Finally, the impact of stress migration is high 
resistivity and opens at via sites. Stress migration is a function of interconnect geometry 
and is caused by the directionally biased motion of atoms in interconnects due to 
mechanical stress caused by thermal mismatch between metal and dielectric materials 
[54]-[56]. 
All of these wearout mechanisms cause parametric variation as a function of time. 
They degrade interconnect resistance, device saturation currents and/or threshold voltages, 
and increase the current through thin and thick oxides as a function of operating 
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conditions and temperature. All of these wearout mechanisms are accelerated with 
temperature, depend on thermal cycles (which can induce recovery for some 
mechanisms), and are exacerbated by thermomechanical mismatch of materials (which is 
degrading with the use of lower-k dielectrics in the backend). 
System-level reliability analysis under realistic workloads has been studied for 
many years. The existing state-of-the-art is summarized in [57],[58]. In both approaches, 
the system is assumed to be a series combination of the components for reliability 
estimates, where if any component fails due to any wearout mechansism, the system fails.  
In order to evaluate system-level behavior and insure reliable system operation, 
the gap between the established device-level wearout models and system behavior at the 
architecture level need to be bridged. In [59], a so-called RAMP model which conducts 
dynamic reliability management for analyzing microprocessor lifetime and reliability was 
proposed. The model assumes the device density throughout the chip is uniform and each 
device is identically vulnerable to failure mechanism. Later, the work proposed in [60] 
introduces a structure-aware model that takes into account the vulnerability of basic 
structures of the microarchitecture to different failure mechanisms. For the approaches to 
analyze system level reliability in [57]-[60], an exponential failure rate distribution is 
assumed.  In this case the mean-time-to-failure of the chip, MTTFchip, is a combination of 
the mean-time-to-failures due to each of the wearout mechanisms, MTTFi. It is assumed 
that a MTTF can be computed for each wearout mechanism. Under these conditions,  
                                     𝑀𝑇𝑇𝐹𝑐ℎ𝑖𝑝 = 1 ∑ (1 𝑀𝑇𝑇𝐹𝑖⁄ )𝑖⁄  .                                    (2.1) 
This distribution does not take into account randomness in the rates of wearout for the 
same failure mechanism for multiple components undergoing the same stress. Moreover, 
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it is unrealistic to use a MTTF to represent chip lifetime for each wearout mechanism 
since a chip is composed of a large number of elements, all failing at different rates, 
based on their temperature, electrical stress, and geometry. To account for variation in the 
wearout rate, the standard distribution used in industry is the two-parameter Weibull 
distribution, described by a characteristic lifetime, , and a shape parameter, . When 
probabilities of failure are combined with realistic failure rate distributions, as in [58], the 
formulas for the time-to-failure for a chip are less straightforward. Specifically, as 
illustrated in [61], for each wearout mechanism, i, let the characteristic lifetimes and 
shape parameters be i and i, respectively. The characteristic lifetime of the chip does 
not have a closed form solution, unless i is constant for all wearout mechanisms. 
Otherwise, the characteristic lifetime, chip, is the solution of [61]-[63] 
                                             1 = ∑ (𝜂𝑐ℎ𝑖𝑝 𝜂𝑖⁄ )
𝛽𝑖
𝑖 .                                              (2.2) 
The shape parameter for the chip is 
                                           𝛽𝑐ℎ𝑖𝑝 = ∑ 𝛽𝑖(𝜂𝑐ℎ𝑖𝑝 𝜂𝑖⁄ )
𝛽𝑖
𝑖  .                                     (2.3) 
The lifetime at probability point, P, is  
                                          − ln(1 − 𝑃) = ∑ (𝑡 𝜂𝑖⁄ )
𝛽𝑖𝑛
𝑖=1  .                                  (2.4) 
All prior work begins with device-level models of each wearout mechanism. For 
instance, NBTI is a function of the build-up of interface traps, which increases as a power 
low function of the time under stress. When stress is removed there is a recovery, which 
reduced the interface traps as a function of time. The number of interface traps translates 
directly into a shift in the threshold voltage. However, prior work does not say much 
about how much of a threshold voltage shift can be tolerated by the system, and when a 
specific threshold voltage shift results in hard failure. The hard breakdown point is a 
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function of the circuit design and type of component. Similarly, GOBD is a function of 
stress of the oxide, which causes the formation of traps in the oxide. When the traps 
increase to a critical level, the leakage current through the oxide increases. When the 
leakage current exceeds a limit, hard breakdown occurs, and the circuit no longer 
functions correctly. The limit at which hard failure occurs is a function of the type of 
circuit and circuit specifications. 
The long-term threshold voltage drifts induced by NBTI, PBTI and GOBD 
degrade SRAM cell stability, margin, and performance, and lead to eventual functional 
failure. During SRAM design, it is important to build in design margins to achieve an 
adequate lifetime [64],[65]. As this has become more challenging, several authors have 
proposed methods to improve SRAM reliability in the presence of NBTI/PBTI and 
GOBD degradation. These approaches include circuitry that periodically flips the data in 
an SRAM cell to reduce failure rates [66], the use of redundancy [67]-[69], error 
correcting codes [70],[71], and both [72]. Evaluation of these methods requires a model 
of cell stress. Assumptions are usually made about the stress distribution among cells. 
This is because characterizing each SRAM cell based on actual operating conditions is 
not straightforward. 
All prior work relies on system-level benchmarks, and realistic workload models. 
But, little is said about the simulation method and limitations. In [73], a system-level 
reliability simulator was developed that includes EM, SIV, GOBD, and thermal cycling 
based on process-level models. However, the implementation is limited to 50,000 or 
fewer devices. Benchmarks for architicture evaluation are complex, and it is not possible 
to model system operation in software only. Hardware/software emulation is required. 
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Even with hardware/software emulation, a simulation of a standard benchmark can take 
several days. Such simulations are inadequate for analyzing product lifetimes. Hence, 
sampling of system activity, in combination with hardware/software emulation is 
required to estimate system wearout for each sample, associated with specific variation in 


















DEVICE-LEVEL WEAROUT MODELS 
 
The first step in insuring reliable system operation is to bridge the gap between 
the established device level wearout models and system behavior at the architecture level. 
The current mean time to failure (MTTF) based high level reliability models, such as 
[74],[75], only provide us with crude, single point, reliability estimates based on the 
assumption that the system is a series failure system.  
These methods assume an exponential failure rate distribution and that we can 
compute a MTTF for each mechanism and each block. However, each block is composed 
of a large number of elements, all failing at different rates, based on their temperature, 
electrical stress, and geometry.  
Moreover, component failure rates are typically modeled with a Weibull or 
Lognormal distributions, rather than exponential distributions. Hence, the methodology to 
determine the MTTF for each block, as required in [74],[75], is not clear. Instead, we 
work with process-level models directly, and propagate these models to system-level 
models.  
In this chapter we begin by presenting the detailed wearout models for 
microprocessor system components. Incorporating accurate electrical stress distributions 
for whole systems and functional units, accounting for the operating temperature and all 
vulnerable areas in layouts, our methodology establishes a link between the device level 
wearout models and the architecture level to estimate lifetimes more accurately for 
different wearout mechanisms.  
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Wearout mechanisms can be divided into two broad categories, the voltage (or E-
field) dependent wearout mechanisms, such as NBTI, PBTI, GOBD, and BTDDB etc., 
and the current-stress dependent wearout mechanisms, such as EM and HCI. Due to the 
lack of higher level models for the progressive effect of these mechanisms, it is necessary 
to first model their effects at the device level and then abstract the models to the systeme 
level.  
 
3.1  Backend Time-Dependent Dielectric Breakdown (BTDDB) 
Dielectric breakdown is the irreversible local breakdown of a dielectric’s 
insulation property. Time-dependent dielectric breakdown (TDDB) is dielectric 
breakdown that takes place after a constant application of an electric field (E), lower than 
the breakdown field, to the dielectric, as illustrated in Figure 3.1. TDDB results in the 
local development of a very small spot with increased conductivity compared to the rest 
of the dielectric, resulting in a change in the electrical characteristics of the dielectric [76]. 








Figure 3.1: Cross section of an example dual-damascene Cu/Low-k interconnect under 
BTDDB. 
 
The characteristic lifetime of a dielectric segment of the microprocessor, with 
vulnerable length, Li, associated with linespace, Si, is [61]-[63] 
                              𝜂 = 𝐴𝐵𝑇𝐷𝐷𝐵𝐿𝑖
−1 𝛽𝑖⁄ 𝑒𝑥𝑝(−𝛾𝐸𝑚 − 𝐸𝑎 𝑘𝑇⁄ ),                               (3.1) 
where ABTDDB is a constant that depends on the material properties of the dielectric, 𝛾, is 
the field acceleration factor, m is one for the E model [77] and 21  for the √𝐸 model [78]. 
The electric field is a function of voltage, V, and the linespace, S, between the two lines 
surrounding a dielectric segment, i.e., E=V/S. The electric field, temperature (T), and 
geometry (𝐿𝑖) determine the characteristic lifetime,  . The temperature dependence is 
modeled with the Arrhenius relationship [79], where k is the Boltzmann constant.   
It should be noted that process data comes from test structures that are stressed 
with DC stress, while the microprocessor dielectrics undergo AC stress.  Since BTDDB 











leakage current when a dielectric segment is under constant bias stress at elevated 
temperature [80]-[83], the impact of switching on the dielectric segment is negligible. 
Hence, for segments of the microprocessor, it is sufficient to determine the time that each 
dielectric segment is under stress.  To translate the DC stress of the test structure to the 
AC stress of the circuit, we compute the probability that each adjacent net has opposite 
voltages, α. To do this, we collect the electrical state profiles of each net within the 
microprocessor while running standard benchmarks [84] using FPGA emulation 
described in Section 4.  First, we find the probability, pi, that each net is at logic “1”.  We 
then compute the stress probability of a dielectric segment as the probability that the two 
adjacent nets are at different logic states.  If the adjacent state probabilities are p1 and p2, 
then 
                                            𝛼 = 𝑝1(1 − 𝑝2) + 𝑝2(1 − 𝑝1).                                     (3.2) 
Equation (3.2) has been verified by comparing the exact stress durations of 
random-selected vulnerable dielectric segments from an example system layout with the 
ones calculated. The result, as illustrated in Figure 3.2, shows the percent errors are less 
than 15% for more than 80% of the selected samples. The high errors are mostly from the 
dielectric segments in deeper locations of the circuit. Since errors are accumulative, more 
activity propagation due to deeper stages leads to a bigger difference between real stress 





Figure 3.2: Percent error distribution of the random-selected dielectric segments. 
 
3.1.1  Vulnerable Dielectric Area and Test Structures 
In order to calculate the vulnerability of a layout to BTDDB, the BTDDB 
simulator operates by breaking down the dielectric in each layer and each block into 
dielectric segments. Each dielectric segment is characterized by a vulnerable length, Li, 
and a linespace, Si. The vulnerable length, Li, is defined as the length of a block of 
dielectric between two copper lines separated by linespace Si, illustrated in Figure 3.3. A 


















Figure 3.3: The vulnerable length associated with a linespace is shown. The rectangles 
are copper wires, surrounded by the backend dielectric. 
 
Test structures have been designed to assess the impact of linespace and area on 
Cu/low-k TDDB. The details of the test structures, their design and results, are given in 
[9]. The test structure in Figure 3.4(a) is used to determine the lifetime of the dielectric 
between parallel tracks with a specific line spacing. This test structure has a fixed 
linespace, S, and vulnerable length, L. The vulnerable area is LS. To test the lifetime of 
such a feature, a voltage difference is applied between the two combs. The current 
between the combs is monitored to determine the time-to-failure. The data set from 










































(e)                                                                      (f) 
Figure 3.4: Top views of comb test structures to characterize the impact of geometry on 
time-dependent dielectric breakdown. (a) Standard comb structure, (b) PTT, (c) TLa, (d) 
TLb, (e) TTa, and (f) TTb. 
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Because the features on a chip differ from a test structure layout, area scaling 
must be performed to adjust the lifetime to take into account the difference in vulnerable 
area between the chip and the test structure. To do this, let tL  and iL  be vulnerable 
lengths of the test structure and chip, i.e. the length of the lines that run in parallel in the 
test structure and chip, respectively, with the same linespace, S. t  is determined by 
stressing a test structure with linespace S and vulnerable length tL . Then the 
corresponding characteristic lifetime for that feature in the chip is 






.                                               (3.3) 
Test structures that have several irregular features have been designed in order to 
determine any impact of field enhancement. Figure 3.4(b)-(f) shows the top views of 
these test structures and the fragments of these test structures are shown in Figure 3.5. 
PTT emphasizes the electric field between parallel routing tracks that end at the same 
point. TLa and TLb emphasize the electric field between line ends and perpendicular 
lines. TLb includes additional fringing fields, since the line ends are more widely spaced. 
TTa and TTb emphasize electric fields between line ends. In TTa, the line ends abut, and 
in TTb the line ends are in parallel tracks. TLa, TLb, TTa, and TTb have 528 line ends 
each. The separation between line ends is the same for all test structures.  
 
 
Figure 3.5: Vulnerable line ends that need to be extracted from a layout. 
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All test structures in Figure 3.3 have the same minimum line space, 140nm.  If the 
drawn line space is consistent with the printed line space, then the relative influence of 
each geometry would be the same.  Moreover, the number of vulnerable line ends for 
each geometry in Figure 3.4(c)-(f) is constant, i.e. 528 line ends each.  Hence, when 
comparing the test structure in Figure 3.4(c)-(f), no area scaling is required (using 
equation (3.3)) when comparing the results.  On the other hand, we require area scaling to 
determine if the test structures in Figure 3.4(b)-(f) result in an increase failure rate in 
comparison with parallel lines, as in Figure 3.4(a).  The test structures were tested at 
3.6MV/cm and at 150˚C, and the current between the lines was monitored . A current 
limit of 10 μA was set to detect dielectric breakdown. 
To account for irregular features, the counts of the features are extracted from the 
layout.  Each add additional parameters, ηPTT, βPTT, ηTLa/b, βTLa/b, ηTTa, βTTa, ηTTb, and βTTb 
to (2.2) and (2.3). These parameters depend on the number of minimally spaced line ends 
in each category of the layout. Let’s consider the computation of ηTLa/b for the sake of 
illustration. Let’s suppose the test structure has Ntest minimally spaced line ends, from 
which ηtest and βTLa/b  are computed. Then, for a layout with Nchip similar line ends, by area 
scaling 







.                                     (3.4) 
 
3.1.2  Test Results 
Let’s suppose that there is no field enhancement due to any of the features in 
Figure 3.4(b)-(f). Then the lifetime data from the test structure in Figure 3.4(a) would be 
sufficient to predict the lifetimes of the test structures in Figure 3.4(b)-(f). We make this 
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assumption and extract the vulnerable length, L, and linespace, S, for the test structures in 
Figure 3.4(a)-(f).   
Next, we compare the measured Weibull curves for the test structures in Figure 
3.4(b)-(f) with the Weibull curve from the standard comb test structure with the same 
linespace, S, in Figure 3.4(a), area scaled [36] – by using the Poisson area scaling 
invariance of the Weibull distribution – to match the vulnerable length of the test 
structures in Figure 3.4(b)-(f). 
Specifically, let 𝑁 = 𝐿𝑡 𝐿𝑖⁄  be the ratio of vulnerable length, where 𝐿𝑡 
corresponds to the vulnerable length of the standard comb structure in Figure 3.4(a) and 
𝐿𝑖  corresponds to the vulnerable length in one of Figure 3.4(b)-(f).  To area-scale the 
standard comb structure to give us the lifetime distribution for a different (smaller) 
vulnerable area, we plot 






𝑙𝑛(1 − 𝑃(𝑇𝐹)))  .                           (3.5) 
The line end features in Figure 3.5 were found to have a significant impact on 
lifetime.  The data collected from the test structures is presented in Figure 3.6. An area 
scaled version of a standard comb test structure is included for comparison.  It can be 
seen that all test structures (PTT, TLa, TLb, TTa, and TTb) result in a significantly 
reduced lifetime in comparison with the reference test structure.  The data also indicate 
that TLa and TLb fail at the same rate, showing that fringing fields are not significant.  
The data from these two test structures can be merged to determine a single model. TTa 
has an improved lifetime, in comparison with TLa/b. No reference curve is included for 












Figure 3.6: Data collected from (a) PTT vs. the reference structure, (b) TLa, TLb, and 
TTa vs. the reference structure, and (c) TTb. 2𝜎 confidence bounds are included for the 
area scaled reference test structure.   
 
Since the test results indicate all of the line ends create an increased vulnerability 
for PTT, TLa, TLb, TTa, and TTb and fail more rapidly, the counts of the vulnerable line 
ends with these geometries need to be incorporated separately from the vulnerable length 
in the simulator when estimating the wear-out of a full chip. 
 
3.1.3  Model Constructions for Irregular Geometries 
A model was extracted for PTT, TLa/b, TTa, and TTb.  The model for TTa and 
TTb was found with the standard method, involving fitting a linear function to the data to 
find 𝜂𝑇𝑇𝑎, 𝛽𝑇𝑇𝑎, 𝜂𝑇𝑇𝑏, and 𝛽𝑇𝑇𝑏.   
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Extraction of the model for TLa/b and PTT is more complex, since these 
structures combine both line ends and vulnerable length.  Figure 3.7 shows one TTa/b 
line end and two PTT line ends, together with the vulnerable length extracted. If one 
finds 𝜂𝑇𝐿𝑎/𝑏 , 𝛽𝑇𝐿𝑎/𝑏 , 𝜂𝑃𝑇𝑇 , and 𝛽𝑃𝑇𝑇 by fitting a linear function, then the model would 
include both the impact of the line ends and the vulnerable length.  For circuit analysis 
purposes, it is necessary to eliminate the effect of vulnerable length to create a model for 
line ends only. To find the model for line ends, it is necessary to subtract the effect of 
vulnerable length.  Let 𝜂𝑇𝑆 and 𝛽𝑇𝑆 be the measured data from the test structures TLa/b 
and PTT.  For each of these test structures we need to determine 𝜂𝑒𝑛𝑑𝑠 and 𝛽𝑒𝑛𝑑𝑠, after 
eliminating the component due to vulnerable area, 𝜂𝑎𝑟𝑒𝑎  and 𝛽𝑎𝑟𝑒𝑎 . The parameters, 




Figure 3.7:  Vulnerable length and line ends extracted from test structure TLa/b and PTT. 
The vulnerable length is indicated with arrows and the line ends are indicated with circles. 
 
Relying on equations (2.2) and (2.3), we have that 










                                           (3.6) 
and 










.                        (3.7) 
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Rearranging the equations results in 











                                        (3.8) 
and 







.                            (3.9) 
These equations were used to extract the model for TLa/b. Because of the large 
separation between the data and the reference, the shift in 𝜂 and 𝛽 due to subtracting the 




Figure 3.8: Data collected from TLa/b vs. the reference structure.  The models for the 
data from the test structure and the line ends, after subtracting the effect of area are nearly 
indistinguishable. 






























Equations (3.8) and (3.9) cannot be used for PTT. This is because equations (2.3) 
and (3.7) were derived by finding the probability density function of the combined failure 
rate as a function of the underlying parameters, converting to the Weibull probability 
scale (i.e. ln (− ln(1 − 𝑃))), and evaluating the slope at the characteristic lifetime, 𝜂. As 
can be seen from Figure 3.5(a), PTT impacts lower probabilities, and the slope is not well 
defined at the x-intercept of the Weibull plot.   
Instead, we need to find 𝜂𝑒𝑛𝑑𝑠   and 𝛽𝑒𝑛𝑑𝑠  by defining the probability density 
function for the test structure as a function of TF, for any value of TF, i.e., 





).                                  (3.10) 
Since this probability density function results from two independent mechanisms, we also 
have that 










).                     (3.11) 
Hence, 















.                            (3.12) 
We solve for the unknowns, 𝜂𝑒𝑛𝑑𝑠  and 𝛽𝑒𝑛𝑑𝑠, by finding the best fit to the data in 
the range where end failures are dominant, through linear regression.  The results are 




Figure 3.9: Data collected from PTT vs. the reference structure.  The graph shows the 
models for the data from the test structure vs. the line ends, after subtracting the effect of 
area. 
 
3.1.4  Vulnerable Length and Feature Extraction 
BTDDB requires the determination of the vulnerable length of the dielectric 
segments as a function of linespace. A layout extraction tool has been developed using 
the standard object oriented programming languages. A detailed description of the 





































Input: The maximum line spacing Smax and a layout L 
Output: Tables of vulnerable lengths (VulnerableLengthTable) and new features (TLab, TTa, 
TTb, PTT) 
 
for each metal layer m do 
LineDataX (m) ← ReadLines (L);  // BucketSort 
LineDataY (m) ← ReadLines (L);  // BucketSort 
TTa (m) ← 0;  TTb (m) ← 0;  PTT (m) ← 0;  TLab (m) ← 0; 
c ← 1; 
n ← 2; 
while c<Nline do  // Nline: # lines in LineDataY 
L1 ← LineDataY (m,c);  // c-th line 
L2 ← LineDataY (m,n);  // n-th line 
if  Spacing (L1, L2)<=Smax then 
    TLab (m) += CheckTLab (L1, L2);  // check TLab between L1 and L2 
    TTa (m) += CheckTTa (L1, L2);  // check TTa between L1 and L2 
end 
n ← Adjust (c, n); 
L2 ← LineDataX (m,n); 
if  Spacing (L1, L2)<=Smax then 
    TLab (m) += CheckTLab (L1, L2);  // check TLab between L1 and L2 
end 
n ← Adjust (c, n); 
L2 ← LineDataY (m,n); 
if  Spacing (L1, L2)<=Smax then 
    PTT (m) += CheckPTT (L1, L2);  // check PTT between L1 and L2 
    TTb (m) += CheckTTb (L1, L2);  // check TTb between L1 and L2 
VulnerableLengthTable (m) ← VulnerableLength (L1, L2); 
LineDataY (m) ←Split (L1, L2); 
    n ← Adjust (c, n); 
end 
        n ← Adjust (c, n); 
end 
end                                                                                                                                                                                                                          . 
Algorithm 3.1: Layout extraction flow 
 
Vulnerable area and features are extracted by comparing two lines in a given 
layout.  Since tens of millions of lines exist in each metal layer in a layout, it is necessary 
to find two adjacent lines forming a vulnerable area or a feature in a short time. Therefore, 
vulnerable area and features are extracted as follows. First of all, lines are read from a 
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given layout, sorted by the bucket sort algorithm, and stored in two separate data 
variables, LineDataX and LineDataY. The lines in LineDataX (or LineDataY) are sorted 
in the ascending order of the x-coordinates (or y-coordinates) of the bottom left corner of 
the lines. If two lines have the same x-coordinate (or y-coordinate), they are sorted in the 
ascending order of the y-coordinates (or x-coordinates) of the bottom left corner of the 
lines.  Then, the extraction process starts by comparing the first (𝐿1) and the second (𝐿2) 
lines in the first bucket of LineDataY.  Since each metal layer has a preferred routing 
direction (horizontal or vertical), the preferred routing direction is assumed to be 
horizontal in this explanation. Then, the y-coordinates of the two lines in the same bucket 
are the same, so they can form TTa or TLa/b depending on the distance between them 
and the direction (horizontal or vertical) of the lines.  Whether or not they form TTa (or 
TLa/b) or not, the first line does not form any features with other lines in the same bucket 
because the second line lies between the first and the other lines in the bucket.  Then the 
index of the second line is adjusted to find TLa/b between 𝐿1 and other vertical lines. If 
𝐿1 is horizontal, 𝐿2 should be vertical to form TLa/b with 𝐿1, so LineDataX is searched 
based on the x-coordinate of the bottom right corner of 𝐿1 to find 𝐿2 that can form TLa/b 
with 𝐿1. 
TTb or PTT is extracted by comparing two lines in different buckets (lines in 
different buckets have different y-coordinates) in LineDataY. Therefore, the index of 𝐿2 
is adjusted and whether they form TTb or PTT is checked.  If TTb or PTT is found, the 
flag of the edge of 𝐿1 forming TTb or PTT with 𝐿2 is set. By setting the flag, counting 
TTb or PTT formed by  𝐿1 and 𝐿3 is avoided when the x-coordinate of 𝐿3 is the same as 
that of 𝐿2 and the distance between 𝐿1 and 𝐿3 is less than the maximum line spacing. 
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After extracting irregular features formed by 𝐿1  and its adjacent lines, the 
vulnerable length between 𝐿1 and 𝐿2 is extracted.  If the vertical spacing is less than or 
equal to the maximum line spacing, a vulnerable area surrounded by these two lines 
exists, so the vulnerable length is added to the vulnerable length table.  Then, 𝐿1 is split 
into one or two new lines, they are inserted into LineDataY, and 𝐿1 is removed from 
LineDataY. 
Figure 3.10 shows an example with four lines, 𝑆1, 𝑆2, 𝑆3, and 𝑆4. The algorithm 
starts with the first line segment, 𝑆1.  𝑆1 forms PTT with 𝑆2 (when the distance between 
them is smaller than the maximum line spacing) as shown in Figure 3.10(b). They also 
form a vulnerable area as shown in Figure 3.10(c), so the vulnerable length is added to 
the vulnerable line table.  Then, 𝑆1 is split into new lines. In this example, only one new 
line (𝑆1−1) is created because the left boundaries of 𝑆1 and 𝑆2 are aligned as shown in 
Figure 3.10(d). After inserting 𝑆1−1 into LineDataY, 𝐿1 is set to 𝑆1−1 and 𝐿2 is set to 𝑆2, 
and the extraction process is repeated between them. TTb exists between 𝑆1−1 and 𝑆2 as 
shown in Figure 3.10(e). Similarly, TTb exists between 𝑆1−1 and 𝑆3 in Figure 3.10(f). 
Since 𝑆1−1 does not overlap with other lines, 𝐿1  is set to 𝑆2  and 𝐿2  is set to 𝑆4  by the 
index adjustment function. In the next extraction process, TLa/b is extracted between 𝑆2 




Figure 3.10: (a) Initial line structure. (b) PTT is extracted from S1 and S2. (c) Vulnerable 
length between S1 and S2 is extracted. (d) Postpocessing after vulnerable area extraction. 
(e) TTb does not exist between S1_1 and S2. (f) TTb is extracted from S1_1 and S3. (g) 
TLa/b is extracted from S2 and S4. (h) TTa is extracted from S2 and S3. 
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Complexity of vulnerable feature extraction is O(n), where n is the number of 
features, since bucket-sort algorithm is used. Complexity of extracting statistics from 
features is also O(n), because the bucket is scanned from the bottom most element, and 
the maximum number of features within a fixed distance from an element is constant. 
Hence, layout feature extraction is linear in terms of the number of geometries analyzed 
and is linear as a function of the area of a chip. 
After extraction of the dielectric segments’ length and linespace, each dielectric 
segment is linked to its thermal and stress profile in order to compute its characteristic 
lifetime with equation (3.1). Temperature is a function of the location of the segment in 
the layout, and stress is a function of the state probabilities of the adjacent nets.   
 
3.2  Electromigration (EM) 
EM refers to the dislocation of metal atoms caused by momentum imparted by 
electrical current in interconnects and vias. The vulnerable location is the interconnect/via 
interface, where a void can form, as illustrated in Figure 3.11. Specifically, vias are 
damaged by downstream electron flow, from the via to the metal below it. This is 
because the via and the line below it are formed by separate deposition steps, which 
creates a vulnerable interface. Hence, although EM can be observed in interconnect lines, 
it is much more likely to be seen at via interfaces [85],[86]. Therefore, this work focuses 
on EM in vias, rather than in the significantly less vulnerable interconnect lines.  The 
characteristic lifetime, 𝜂 , of a via due to EM can be modeled as [87]-[90]: 
                                                             𝜂 = 𝐴𝐸𝑀 𝑇 𝑗⁄ ,                                                  (3.13) 
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where T is temperature, j is the current density, and AEM is a technology dependent 
constant that takes into account the velocity of the void, the resistivity of the metal, 
surface diffusivity, surface thickness, the thickness of the line, and the via size. The data 
on EM used in this study comes from Choi’s experimental data [87]. 
 
 
Figure 3.11: An example vulnerable interconnect/via interface under EM. 
 
In order to calculate the vulnerability of a layout to EM, the EM simulator 
operates by determining the characteristic lifetime of each via within each interconnect 
segment in the microprocessor layout. To do this, we find the current density of each 
interconnect, by collecting the switching activity profiles of each interconnect segment 
while running standard benchmarks [84] using FPGA emulation. When calculating the 
corresponding current density for each via on an interconnect, since the current always 
flows from a via on one end of an interconnect to the vias on the other end, we assume 
that one of the vias on an interconnect segment experiences EM degradation during the 
rising/falling transitions and the rest of the vias experience degradation during the 
opposite transition for signal nets. On the other hand, only one of the vias in each power 
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supply/ground net experiences degradation, because current flow in power supply/ground 
nets is unidirectional.  
The Automatic Place and Route (APR) tool [91] has been used to collect the via 
locations and total number of vias connected to each interconnect segment, 𝑣𝑖, when the 
system layouts are generated. The computational cost is O(1). One via is assumed to be 
impacted by rising/falling transitions and the rest, (vi - 1) are assumed to be impacted by 
the opposite transition. The corresponding current density, jinterconnect, for rising or falling 
transitions, is averaged over each via at each end of an interconnect, to give us the 
average via current densities, jvia= jinterconnect and jvia=jinterconnect/( vi - 1), respectively. To 
verify average via current densities, the actual current densities of randomly-selected vias 
are calculated based on the real interconnect geometries and compared with their average 
via current densities. The result, as illustrated in Figure 3.12, shows the percent errors are 






Figure 3.12: Percent error distribution of the random-selected via current densities. 
 
The location of each via/interconnect segment is determined to provide a link to 
its thermal profile, to find the characteristic lifetime of each via with equation (3.13). 
 
3.3  Stress-Induced Voiding (SIV) 
SIV damage is caused by the directionally biased motion of atoms in 
interconnects due to mechanical stress caused by thermal mismatch between metal and 
dielectric materials, as illustrated in Figure 3.13. As with EM, the failure site is at the via 
interfaces.  This interface is vulnerable because the via and the line below it are formed 
by separate deposition steps. SIV depends on the geometry above a via, because larger 
geometries result in more material expansion and contraction with temperature, which in 

















on both temperature and geometric linewidth of the interconnect above a via, the 
characteristic lifetime, 𝜂, of a via under SIV is given by [92],[93]: 
                                     𝜂 = 𝐴𝑆𝐼𝑉𝑊
−𝑀(𝑇0 − 𝑇)
−𝑁𝑒𝑥𝑝(𝐸𝑎 𝑘𝑇⁄ )                                  (3.14) 
where W is the linewidth, M is the geometry stress component, T0 is the stress-free 
temperature, N is the thermal stress component, and ASIV is a constant. SIV depends on 
switching activity to the extent that switching activity increases temperature. The data 
used in our study of SIV comes from Yao’s experimental data [92].  
 
 
Figure 3.13: An example vulnerable interconnect/via interface under SIV. 
 
In order to find the lifetime of each via with equation (3.14), the width of the 
interconnect segment above each via is extracted from the layout, and the location of 







3.4  Negative/Positive Bias Temperature Instability (NBTI/PBTI) 
Bias temperature instability, as the name suggests, causes instability in device 
behavior and is a result of the bias stress applied to it. NBTI is the degradation of a 
PMOS device under negative gate stress, and PBTI is the degradation of an NMOS 
device under positive gate stress. NBTI and PBTI result in shifts in device parameters, 
such as threshold voltage, transconductance, device mobility, etc., but are generally 
identified by shifts in the threshold voltage. 
Historically, BTI was only a major concern for PMOS devices, with NMOS 
devices showing comparatively negligible degradation. However with the introduction of 
high-k metal gate stacks for sub-45 nm technology nodes, degradation in NMOS devices 
due to positive bias has increased, with large degradation observed for both types of 
devices [94]. 
The threshold voltage drift caused by BTI is a function of stress time and recovery 
(non-stress) time, as illustrated in Figure 3.14, and can be modeled. A model of threshold 
voltage and its shift as a function of stress has three components.  There is a model of the 
initial distribution, a model of the mean shift as a function of time under stress and 
recovery, and a model of the standard deviation of the shift, modeling the random 
variation of the change in threshold voltage for devices that experience identical stress 







Figure 3.14: The threshold voltage drift caused by BTI is a function of stress time and 
recovery (non-stress) time. 
 
The initial distribution is generally assumed to be Normal.   
Recent experimental work has shown that the threshold voltage shift as a function 
of time under DC stress (𝑡𝐷𝐶) is best modeled with trapping/de-trapping theory [20],[95]-
[97]: 
                                       Δ𝑉𝑡𝑝/𝑡𝑛(𝐷𝐶) = 𝜙(𝑇, 𝐸𝐹)(𝐴 + Bln(𝑡𝐷𝐶)),                            (3.15) 
where,𝐴, 𝐵, and 𝜙 are constants. 𝜙 is proportional to the number of available traps and is 
a function of temperature, T, and the Fermi level, 𝐸𝐹 . The temperature dependence is 
incorporated in 𝜙. We have modeled temperature with the Arrhenius relationship: 
                                                  𝜙(𝑇, 𝐸𝐹) = 𝜙0𝑔(𝐸𝐹)𝑒
−𝐸𝑎 𝑘𝑇⁄ ,                                    (3.16) 
where 𝐸𝑎  is the activation energy, 𝑘  is a constant, and 𝑇 is temperature. A frequency 
dependence in Δ𝑉𝑡𝑝/𝑡𝑛 has not been included, since it has been shown to be relatively 
insignificant, especially for low frequency signals [98]. However, the duty cycle, 𝛼 , 
impacts the shift and is incorporated as an effective Fermi level, where 𝐸𝐹,𝑒𝑓𝑓 =
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𝛼𝐸𝐹,𝑜𝑛 + (1 − 𝛼)𝐸𝐹,𝑜𝑓𝑓, where 𝐸𝐹,𝑜𝑛 and 𝐸𝐹,𝑜𝑓𝑓 are Fermi levels when the device is on 
and off, respectively.  The result is a nonlinear function modeled as (𝛼) , where 𝑔(1) = 1 
and 𝑔(0)=0 [95].  The duty cycle accounts for the time under stress, 𝑡𝑠𝑡𝑟𝑒𝑠𝑠 , and the 
recovery time, 𝑡𝑟𝑒𝑐, since 𝛼 = 𝑡𝑠𝑡𝑟𝑒𝑠𝑠 (𝑡𝑠𝑡𝑟𝑒𝑠𝑠 + 𝑡𝑟𝑒𝑐)⁄ .  Hence, overall,  
    Δ𝑉𝑡𝑝/𝑡𝑛 = 𝜙0𝑒
−𝐸𝑎 𝑘𝑇⁄ 𝑔(𝑡𝑠𝑡𝑟𝑒𝑠𝑠 (𝑡𝑠𝑡𝑟𝑒𝑠𝑠 + 𝑡𝑟𝑒𝑐)⁄ ) ∙ (𝐴 + 𝐵𝑙𝑛(𝑡𝑠𝑡𝑟𝑒𝑠𝑠 + 𝑡𝑟𝑒𝑐))        (3.17) 
where 𝜙0 is a constant.  The constants were obtained from the experimental results in 
[99]. 
Finally, there is a random component, i.e. 𝜎(Δ𝑉𝑡𝑝/𝑡𝑛).  This is an exponential 
function, as noted in [20]:   
                                       𝜎(Δ𝑉𝑡𝑝/𝑡𝑛) = 𝑒
−𝜆Δ𝑉𝑡𝑝/𝑡𝑛                                         (3.18) 
where 𝜆 is a constant.  Hence, as time progresses for the 𝑖𝑡ℎ device: 
                            (Δ𝑉𝑡𝑝/𝑡𝑛)(𝑖) = Δ𝑉𝑡𝑝/𝑡𝑛 + 𝜉𝑖𝜎(Δ𝑉𝑡𝑝/𝑡𝑛)                               (3.19) 
where 𝜉𝑖 is a random number generated from a standard Normal distribution. 
The degradation of threshold voltage results in longer delays at the circuit level, 
which eventually results in failure of circuit performances. For any circuit component, a 
threshold can be determined, such that shifts in the threshold voltage results in circuit-
level failure, as was demonstrated in [100]. 
 
3.5  Hot Carrier Injection (HCI) 
HCI describes the phenomenon by which carriers at a MOSFET’s drain gain 
sufficient energy to be injected into the gate oxide and cause degradation of some device 
parameters. This occurs as carriers shoot out from the source of a MOSFET, accelerate in 
the channel, and experience impact ionization near the drain end of the device, as 
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illustrated in Figure 3.15. The damage can occur at the interface, within the oxide and/or 
within the sidewall spacer. Interface-state generation and charge trapping induced by this 
mechanism result in degradation of some MOSFET parameters, such as threshold voltage, 




Figure 3.15: Carriers shoot out from the source of a NMOS, accelerate in the channel, 
and experience impact ionization near the drain end of the device.  
 
Historically, HCI was only a major concern for nMOS devices, with pMOS 
devices showing comparatively negligible degradation because (a) holes have a smaller 
impact ionization rate and (b) holes face a higher 𝑆𝑖 − 𝑆𝑖𝑂2 barrier than electrons. 
However, subsequent reports have revealed that HCI effects on pMOS devices has also 
been observed [101]. The shifts in threshold voltage and transconductance are 
proportional to the average trap density, which in turn is inversely proportional to the 











transitions, the impact of HCI is directly proportional to the switching frequency. In this 
paper, predictive HCI lifetime models under dynamic stress are used for long term 
performance-degradation simulations. The threshold voltage degradation due to HCI 
during stress time can be modeled as [102]: 
                                      Δ𝑉𝑡𝑝/𝑡𝑛 = 𝐴𝐻𝐶𝐼(𝑟𝑡𝑟𝑎𝑛𝑠𝑡𝑠𝑡𝑟𝑒𝑠𝑠𝑡𝑡𝑟𝑎𝑛𝑠)
𝑛                                (3.20) 
where rtrans is the frequency-dependent transition rate, tstress is the stress time, ttrans is the 
transition time, and 𝐴𝐻𝐶𝐼  is a technology dependent constant that depends on  the 
inversion charge, the trap generation energy, the hot electron mean free path, and other 
process-dependent factors. The data used in our study of HCI comes from the 
experimental data in [103],[104]. 
From the perspective of circuit operation, HCI and BTI stress have different time 
windows. HCI stresses devices only during the dynamic switching period when current 
flows through the device, whereas BTI stresses devices as a function of logic state.  The 
stress time windows of NBTI, PBTI and HCI for an inverter circuit are illustrated in 
Figure 3.16 as an example. 
 
 
Figure 3.16: Stress-time windows of NBTI, PBTI and HCI for an inverter. 
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3.6  Gate Oxide Breakdown (GOBD) 
GOBD is one of the key reliability issues for CMOS devices. Many studies 
classify stress induced leakage current (SILC) modes in GOBD in three categories: A, B, 
and C-mode SILC [105],[106]. A-mode SILC is induced by trap-assisted tunneling 
mechanisms where electrons pass from the cathode to the anode via defect sites (neutral 
traps) in the SiO2 by the electrical field [107],[108]. A-mode SILC degrades into B-mode 
SILC when the oxide experiences partial breakdown, also known as soft breakdown 
(SBD) [105],[109]. When the oxide fails to operate as an oxide, this corresponds to C-
mode SILC, which is hard breakdown (HBD) [110]. 
Experimental observations indicate that the mean time to failure is a function of 
the total gate oxide surface area, temperature, and gate voltage due to the weakest-link 
character of oxide breakdown [111]. However, when abstracting this relationship to the 
system level, it is important to take into account details of circuit operation, not just the 
surface area.  Moreover, circuits have been known to operate during breakdown. In order 
to model circuit performance degradation under breakdown, time dependent resistance 
models [23],[112] and time dependent leakage current models [113] have been proposed 
for SPICE simulation. 
In order to represent SBD and HBD in time-dependent dielectric breakdown, we 
model the oxide breakdown resistance as function of time with the percolation and 
quantum point contact (QPC) model [34],[35]. The percolation model (PM) involves 
placing neutral traps randomly within the oxide and analyzing the number of resistive 
conduction paths in a three dimensional matrix representing the oxide layer [114], as 
shown in Figure 3.17. During electrical stress on the gate, the trap density in the oxide 
45 
 
increases [106]. Figure 3.18 shows the probability plot of the time for percolation paths to 
develop. SBD leakage resistance (RSBD) is calculated based on the number of paths and 
QPC model [115]. 
 
 
Figure 3.17: Defect generation in the SiO2 layer based on a 2D percolation model for 
SBD and HBD paths. 
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Figure 3.18: Time distribution of defect generation in SiO2. (a) The probability 
distribution of the time of occurrence of the 1st SBD path for different gate sizes.  (b) The 
probability distribution of the number of SBD paths for a fixed gate size as a function of 
time. 
When a critical density of traps is reached, catastrophic failure, known as HBD, 
occurs [106]. We use the voltage- dependent power-law gate oxide degradation model for 
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AGING ASSESSMENT FRAMEWORK 
 
Because the wearout mechanisms are activity and temperature dependent, our 
methodology includes determining the temperature and stress for each device while 
running benchmarks. A framework for the acquisition of spatial and temporal 
thermal/electrical stress of the system was constructed.   
Running RTL or SPICE simulations of a complete microprocessor to extract the 
activity profile of each net is not feasible in most cases, since it may take a few months 
to finish simulating a single benchmark. On the other hand, simulating microprocessors 
with standard benchmarks on an FPGA takes only a few minutes. Our electrical aging 
assessment framework is schematically described in Figure 4.1, which provides an 
efficient way to acquire electrical and thermal profiles for any digital system for use in 
system-level reliability analysis. 
 
 
Figure 4.1: The schematic of the proposed electrical/thermal aging assessment 
framework is shown. Yellow blocks indicate tools, while blue blocks indicate data. 
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The RTL has been synthesized and loaded to the FPGA with the Xilinx ISE 
(Integrated Software Environment) [117]. Once the FPGA is programmed, the activity 
can be collected by placing counters at the I/O ports to track the state probabilities and 
the toggle rates of the ports during application runtime, as illustrated in Figure 4.2.  
Since the I/O ports for each unit can be found on the top of each module, the 
counters are attached to the ports automatically with a scripting language. The activity 
transportation unit is inserted into the RTL automatically as well. The complexity of this 
RTL revision process is O(n), where n is the number of the number of I/O ports. Since 
the complexity is linear, the RTL revision process is scalable and can be implemented for 
large systems. Our current work focuses on implementing a microprocessor on a single 
FPGA, so the revised RTL is executable as long as the FPGA has enough resources 
(gates) to support large systems. A set of standard benchmarks [84] were used as the 






Figure 4.2: The system used to collect activity profile of microprocessor contains an 
FPGA board that implements the microprocessor system and exports data on the activity 
profile to a PC. 
 
The I/O activities and the gate-level netlist were then used for activity propagation 
to each net in the design, depending on its logic behaviour, for a complete 
stress/transition probability profile of the internal nodes of the microprocessor under 
study, as illustrated in Figure 4.3. This component is done in software on a block-by-
block basis.  Thus, we have the probability of a transition occurring at any node and the 
probability at each state, i.e., the probability at logic “1”. Figures 4.4 and 4.5 show the 
distributions of the state probability and the transition rate, respectively, when the 
microprocessor is running a set of standard benchmark.  The distributions of the dielectric 
stress probability, as shown in Figure 4.6, can be further determined from equation (3.2). 
It can be seen that the distributions of the state probability, transition rate and dielectric 
































Figure 4.4: The spatial distribution of the state probability for an example 



























Figure 4.5: The spatial distribution of the transition rate for an example microprocessor 





























Figure 4.6: The spatial distribution of the dielectric stress probability for an example 
































The propagation of transition rate and state probability was verified by comparing 
the exact transition numbers and state periods of randomly selected nets from the 
microprocessor with the ones calculated by propagations. The results, as illustrated in 
Figure 4.7, which shows that the percent errors for more than 90% of the selected 
samples are less than 10% for the transition rate and more than 80% of the selected 
samples have errors that are less than 15% for the state probability. The high errors are 
mostly from the nets in deeper locations of the circuit that are far from the I/Os. Since 
errors are cumulative, activity propagation to deeper stages leads to a larger difference 
between the real transition rate/state probability and the calculated ones. 
 
 
Figure 4.7: Percent error distribution of the random-selected interconnects. 
 
The temperature variation throughout the microprocessor is also taken into 






















generation, as illustrated in Figure 4.8. The RC information from the layout, together 
with the net activities, was used for the extraction of the power profile and the consequent 
thermal profile, through the power simulator [118] and the thermal simulator [119], 
respectively, as illustrated in Figure 4.9.  
Figure 4.10 shows the static temperature distribution when an example 
microprocessor system is running a set of standard benchmarks in active mode and when 
it is in standby mode.  The static temperature is set to be the environmental temperature 
(30˚C) when the system is in the off mode.  The static temperature is the temperature 
when the system reaches a stable status, when the heat generated by task execution and 
the heat dissipated by the cooler are balanced.  None of the benchmarks that were 
considered in this study exhibited thermal runaway. The thermal transients associated 
with switching between active, standby, and off states were assumed to have a negligible 






Figure 4.8: The flow of RC parasitic extraction is shown. 
 
 




































Figure 4.10: The static temperature distributions for an example microprocessor in (a) 






Then, combining the layout, the RC parasitics, the thermal profile and the 
calculated probability of current flow and voltage stress, we can use device level models 
described in Section 3 to characterize any wearout mechanism in every feature in the 
layout and unit of the microprocessor under study to determine the wearout profile of the 






















LIFETIME AND RELIABILITY ANALYSIS DUE TO BACKEND 
WEAROUT MECHANISMS (BTDDB, EM, SIV) 
 
5.1  Microprocessor Lifetime Models 
It should be noted that circuits wearout for a variety of reasons, both related to 
devices and interconnect. All of these wearout mechanisms happen simultaneously. It is 
common to describe backend wearout mechanisms with a Weibull distribution 
distribution  [120],[121] 
                  𝑃(𝑇𝐹) = 1 − 𝑒𝑥𝑝(−(𝑇𝐹 𝜂⁄ )𝛽),                                      (5.1) 
having two parameters: the characteristic lifetime, η, and shape parameter, β. The time-
to-failure is denoted with t. The characteristic lifetime is the time-to-failure at the 63% 
probability point, when 63% of the population has failed, and the shape parameter 
describes the dispersion of the failure rate population. Typically, the shape parameter is 
close to one. 
The characteristic lifetime of the microprocessor, 𝜂𝑐ℎ𝑖𝑝 , is the solution of [61]-
[63]: 
                                                        1 = ∑ (𝜂𝑐ℎ𝑖𝑝 𝜂𝑖⁄ )
𝛽𝑖𝑛
𝑖=1 ,                                           (5.2) 
where 𝜂𝑖 , 𝑖 = 1, … , 𝑛  are the characteristic lifetimes of all the underlying components 
(interconnect segments and vias), and 𝛽𝑖, 𝑖 = 1, … , 𝑛  are the corresponding shape 
parameters. Similarly [61],[62],  
                                                             𝛽𝑐ℎ𝑖𝑝 = ∑ 𝛽𝑖(𝜂𝑐ℎ𝑖𝑝 𝜂𝑖⁄ )
𝛽𝑖𝑛
𝑖=1 .                                   (5.3) 
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If the distribution of the lifetime of the full chip failure rate is a distribution, it is 
sufficient to determine the two parameters, 𝜂𝑐ℎ𝑖𝑝  and 𝛽𝑐ℎ𝑖𝑝. These two parameters are 
sufficient to approximate the full chip distribution. However, the full chip failure rate 
distribution is not necessarily a Weibull distribution. For the exact distribution, at all 
probability points, P, one solves 
                                             − ln(1 − 𝑃) = ∑ (𝑡 𝜂𝑖⁄ )
𝛽𝑖𝑛
𝑖=1                                  (5.4) 
for t.  Note that we do not need to propagate failure rate distributions through a chip. The 
chip is a “series” reliability system, where any failure in any component causes the full 
system to fail. Hence, the simulator (a) determines the characteristic lifetimes and shape 
parameters for all of the underlying geometries or components of each layer, accounting 
for temperature and use conditions with equation (3.1) for BTDDB, equation (3.13) for 
EM, and equation (3.14) for SIV, and (b) applies equations (5.2) and (5.3) to solve for 
𝜂𝑐ℎ𝑖𝑝  and 𝛽𝑐ℎ𝑖𝑝 . Equations (5.2)-(5.4) provide a method to combine millions of 
component-level Weibull distributions into a single system-level full chip failure rate 
distribution, where equations (5.2) and (5.3) provide parameters for an approximate 
Weibull distribution and equation (5.4) provides the exact solution.  
Consider, for example, two Weibull distributions, with the same failure rate 
parameters. The combined failure rate is worse than each of these failure rate 
distributions, as shown in Figure 5.1(a). It is clear that the failure rate for the combination 
of components, each described with the same Weibull parameters, is worse than each of 
the individual failure rate distributions.  In addition, as the number of components 
increases, the failure rate of the system degrades. If on the other hand, the characteristic 
lifetime is significantly different for one distribution, then the component that fails first 
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dominates (but does not completely determine) the distribution of the combined system, 
as shown in Figure 5.1(b).  If the shape parameter is different for the two distributions, 
then the one with the worst shape parameter dominates the distribution of the combined 










Figure 5.1: (a) Impact of combining two Weibull distributions with the same parameters. 
(b) Impact of combining two Weibull distributions with different characteristic lifetimes.  
(c)  Impact of combining two Weibull distributions with different shape parameters. 
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Equations (5.2)-(5.4) only provide a failure rate distribution for one mode of 
operation. When computing the failure rate of the full system, one needs to first 
determine the failure rate distributions for each mode of operation by combining the 
component-level Weibull distributions. Then, we need to be able to combine multiple 
modes to provide a lifetime under use conditions.  In this work, we consider the modes of 
operation, active, standby, and off, but the same methodology can be extended to any 
number of modes of operation. 
Let 𝜁𝑎𝑐𝑡𝑖𝑣𝑒  be the fraction of time in active mode.  Let 𝜁𝑠𝑡𝑎𝑛𝑑𝑏𝑦 be the fraction of 
time in standby mode.  And, let 𝜁𝑜𝑓𝑓 = 1 − 𝜁𝑎𝑐𝑡𝑖𝑣𝑒 − 𝜁𝑠𝑡𝑎𝑛𝑑𝑏𝑦 be the fraction of time in 
the off state.  Let the active mode Weibull parameters be 𝜂𝑎𝑐𝑡𝑖𝑣𝑒 and 𝛽𝑎𝑐𝑡𝑖𝑣𝑒.  Similarly, 
the standby mode Weibull parameters are 𝜂𝑠𝑡𝑎𝑛𝑑𝑏𝑦 and 𝛽𝑠𝑡𝑎𝑛𝑑𝑏𝑦.   
The impact of multiple operation modes is a change in the failure rate per unit 








 is the number of 
failures per unit time, divided by the number of remaining units.  For our system, 
involving multiple Weibull distributions, 









.                                          (5.5) 
Therefore, for multiple modes of operation, 



















𝑖=1 .                            (5.6) 
The cumulative probability of failure is 𝑃 = 1 − 𝑒− ∫ ℎ(𝑡)𝑑𝑡.  Hence  
















𝑖=1               (5.8) 
Equations (5.7) and (5.8) provide an exact solution for the failure rate distribution of the 
full system.  This failure rate distribution can be approximated as a Weibull distribution,k 
for which we must compute the characteristic lifetime and shape parameter. The 
characteristic lifetime corresponds to 𝑃 = 1 − 𝑒−1.  Therefore, the overall characteristic 
lifetime, 𝜂𝑢𝑠𝑒, is the solution of 












𝑖=1            (5.9) 
If 𝛽 is constant, then there is closed form solution: 












.              (5.10) 
Figure 5.2 shows the impact of combining two distributions with different failure rates 





Figure 5.2: Impact of combining two Weibull distributions with different failure rates. 
 
5.2  Lifetime Estimations for The Systems 
For estimating system lifetimes, we have considered two case studies: LEON3 IP 
core processor [122] and the 32-bit RISC microprocessor [123]. The simulation results 
are presented in the following sections. 
 
5.2.1 Case Study 1: LEON3 microprocessor   
The well-known open-source LEON3 IP core processor with superscalar abilities 
[122] was studied. The microprocessor logic units consist of a 32-bit general purpose 
integer unit (IU), a 32-bit multiplier (MUL), a 32-bit divider (DIV) and a memory 
management unit (MMU).  Storage blocks include a window-based register file unit (RF), 
separate data (D-Cache) and instruction (I-Cache) caches and cache tag storage units 
(Dtags and Itags).  The microprocessor includes around 240k gates.  
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The electrical stress and thermal profiles for the system were collected using the 
framework described in Section 4. The electrical and thermal profiles, together with the 
lifetime models from Section 3, were then used to estimate the lifetime of each functional 
unit in the microprocessor system. Since the microprocessor lifetimes are workload 
dependent, different use scenarios such as corporate, gaming, office work and general 
usage are also taken into account for the lifetime estimations. These realistic use 
conditions, as summarized in Figure 1.3.      
For BTDDB, by weighting the lifetimes of operation, standby and off mode in 
accordance with Figure 1.3, we have estimated the lifetime of each unit within the 
microprocessor and analyzed the lifetime for each metal layer in the design technology 
used under different use scenarios, as shown in Figures 5.3 and 5.4. Figures 5.3 and 5.4 
report the characteristic lifetimes, η. The characteristic lifetime is the probability point 
when 63% of the population has failed. When the characteristic lifetime is combined with 
the shape parameter, β, we have a complete probability density distribution, given by 
equation (5.1), provided that the resulting distribution is Weibull. Otherwise, the 
complete probability density distribution requires the solution of equations (5.7) and (5.8).  
For the sake so simplicity, in this section only the characteristic lifetime is reported since 





Figure 5.3: Characteristic lifetimes under different scenarios for each layer of LEON3 
microprocessor due to BTDDB indicate the most vulnerable layer. 
 
 
Figure 5.4: Characteristic lifetime results under different use scenarios for each unit in 











































The lifetime of the microprocessor system under BTDDB is clearly limited by the 
Metal 1 layer. As we move up in the metal layer stack, the metal spacing increases, 
resulting in an increased time-to-failure. Our analysis shows that the data cache and the 
instruction cache are the lifetime-limiting units in the microprocessor. Figures 4.10, 5.3, 
and 5.4 also clearly suggest a strong temperature dependence of functional unit lifetimes. 
Among the combinational blocks, lifetime is limited by the MMU and the IU, while the 
MUL and the DIV blocks had relatively better lifetimes.  
The microprocessor system lifetime was also investigated under EM. The results 
for the expected lifetimes of the microprocessor and each unit under EM are shown in 
Figure 5.5. The lifetime limiter is expected to be the data cache under EM. A comparison 
of these results with the activity and thermal profiles shown in Figures 4.5 and 4.10, 
respectively, indicates the strong activity and temperature dependence of functional unit 






Figure 5.5: Characteristic lifetime results under different use scenarios for each unit in 
the microprocessor system due to EM indicate the most vulnerable blocks. 
 
The microprocessor system lifetime under SIV was also analyzed. The results for 
the expected lifetimes of the microprocessor and each unit under SIV are shown in Figure 
5.6.  The results for SIV for the microprocessor system indicate that the system lifetime is 
limited by the data cache and the instruction cache. SIV is a function of temperature. A 
comparison of the results in Figure 5.6 with the thermal profiles shown in Figure 4.10 
indicates a strong temperature dependence of the functional unit lifetimes. Among the 
























Figure 5.6: Characteristic lifetime results under different use scenarios for each unit in 
the microprocessor system due to SIV indicate the most vulnerable blocks. 
 
Comparing the use scenarios, it can be seen that gaming and general usage result 
in the worst lifetimes, while corporate usage and office work give the best results for all 
backend wearout mechanisms.  These use scenarios spend less time in active mode. 
By comparing Figures 5.4-5.6, it can be seen that the two large blocks, the D-
Cache and the I-Cache, have the most significant impact on the lifetime. To determine if 
this result is just due to area, we created an artificial example, where all the blocks have 
the same area, but vary in activity, stress, and temperature, in accordance with the use 
scenarios in Figures 4.5, 4.6, and 4.10. The results are shown in Figures 5.7-5.9. The 
results show that the caches are still limiting for lifetime, even when controlling for area. 
This is most likely due to their higher temperature. For BTDDB, when controlling for 






















SIV, when controlling for area, only the IU and MMU have a similar lifetime to the 
caches. These two units experience a higher transition rate. 
 
 
Figure 5.7: Characteristic lifetime results under different use scenarios due to BTDDB 
for each unit in LEON3 microprocessor where each unit is expanded so that each unit has 





Figure 5.8: Characteristic lifetime results under different use scenarios due to EM for 
each unit in LEON3 microprocessor where each unit is expanded so that each unit has a 
fixed area. 
 
Figure 5.9: Characteristic lifetime results under different use scenarios due to SIV for 




We also considered on-line reconfiguration through redundancy allocation. Seven 
additional columns were considered for each of the memory units in order to implement 
an error correcting code scheme. The microprocessor lifetime with and without 
redundancy is shown in Figures 5.10-5.12. It can be seen that error correcting codes can 
provide at least an order of magnitude improvement in lifetime for the microprocessor 




Figure 5.10: Characteristic lifetime results under different use scenarios of LEON3 


























Figure 5.11: Characteristic lifetime results under different use scenarios of LEON3 
microprocessor due to EM with and without redundancy is shown. 
 
 
Figure 5.12: Characteristic lifetime results under different use scenarios of LEON3 
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5.2.2 Case Study 2: 32-bit RISC microprocessor 
Besides LEON3, the 32-bit RISC microprocessor [123] which includes around 
73k gates was also analyzed and studied.  
Figure 5.13 shows the estimated lifetime due to BTDDB for each metal layer of 
the RISC microprocessor. Similar to the results for the LEON3, the lifetime of the 
microprocessor is clearly limited by the Metal 1 layer. As we move up in the metal layer 
stack, the metal spacing increases, resulting in an increased time-to-failure. Regarding the 
use scenarios, gaming has the worst lifetime, while office work has the best result. 
 
Figure 5.13: Characteristic lifetimes under different scenarios for each layer of RISC 
microprocessor due to BTDDB indicate the most vulnerable layer. 
 
Figures 5.14 and 5.15 show the estimated lifetime due to EM and SIV, 
respectively, for the RISC microprocessor for the different use scenarios. Gaming has the 






















Figure 5.14: Characteristic lifetimes under different scenarios of RISC microprocessor 
due to EM indicate the most vulnerable layer. 
 
 
Figure 5.15: Characteristic lifetimes under different scenarios of RISC microprocessor 





































5.3  Impact of Irregular Geometries on System Lifetimes under BTDDB 
To address the impact of irregular geometries on systems for BTDDB, we have 
studied two cases: a set of fast Fourier transform (FFT) circuits [124] with different 
layouts and the LEON3 IP core processor. The FFT circuits were used to study the 
impact of circuit geometries on dielectric lifetime, whereas the microprocessor was used 
to study the impact of blocks. The study of the smaller FFT circuit allows us to vary the 
layout and determine the impact of different geometries and design parameters during 
circuit synthesis, whereas the larger LEON3 circuit allows us to incorporate the impact of 
activity and temperature and allows us to check some of our conclusions with a larger 
circuit. 
 
5.3.1  Case Study 1: FFT Circuits 
Several versions of a radix-2, 256-point and 512-point FFT circuit were 
synthesized and implemented with the NCSU 45-nm technology library [125]. The block 
diagram is shown in Fig. 16. The 256-point circuit has 324-k gates and 329-k nets, and 
the 512-point circuit has 708-k gates and 712-k nets. The number of layers used in 
routing varied from five to eight. Using more routing layers results in shorter wirelength 
and better timing performance. Timing was optimized using buffer insertion and gate 
sizing.  
Synopsys design compiler was used for synthesis [126]. Cadence SoC encounter 
was used for placement, clock-tree synthesis, routing, optimization, RCextraction [127], 
and static power analysis. Synopsys PrimeTime was used for timing analysis [118]. 
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We have compared the lifetime considering only area vs. each irregular geometry 
in Figure 3.4 for Metal1-Metal5 for the circuit used in the study. The √E model is used to 
take into account the difference in design rules for each of the layers, i.e. m=1/2 in 
equation (3.1). The results are shown in Figure 5.16. 
 
 
Figure 5.16: Characteristic lifetimes for individual layers of an FFT circuit considering 
only the dielectric between parallel lines and considering the impact of each irregular 
geometry separately. 
 
We have also compared the lifetime considering only area vs. each of the irregular 
geometries in Figure 3.4. Figure 5.17 compares lifetimes of individual layers with and 
without the inclusion of degradation in lifetime due to PTT, TLa/b, TTa, and TTb for the 






















Figure 5.17: Lifetimes for individual layers of an FFT circuit considering only the 
dielectric between parallel lines (gray) and also considering the irregular features (black). 
 
Figures 5.16 and 5.17 show that irregular features cause a relatively smaller 
difference for Metal 5 and the biggest difference for Metal 1. Also, from Figure 5.16, it 
can be seen that taking into account the PTT geometry impacts the lifetime of Metal 1 
significantly, in comparison with considering only the area between parallel metal lines. 
Figure 5.16 shows the impact of each of the irregular features. The irregular 
geometry that most strongly impacts lifetime is PTT. This is because there are numerous 
PTT geometries on Metal 1 and above. On the other hand, TTb geometries rarely (or 
never) occur above Metal 1, and there is a negligible impact of these geometries. TLa/b 
geometries essentially consist of two perpendicular wires. In general, each metal layer 
has a preferred routing direction, either horizontal or vertical. Perpendicular wires are 

















rare. TLa/b geometries were, however, frequently found on Metal 1, because Metal 1 is 
used in cell libraries for internal wiring. 
Figure 5.17 shows the characteristic lifetime results with and without the 
inclusion of degradation in lifetime because of irregular features, i.e., PTT, TLa/b, TTa, 
and TTb. The impact of irregular features is strongest for Metal 1. This is because the 
number of irregular geometries decreases from Metal 1 to 5, because of routing 
restrictions associated with higher layers of metal. 
 
5.3.2  Case Study 2: LEON3 microprocessor   
The well-known open-source LEON3 IP core processor with superscalar abilities 
was studied. The electrical and thermal profiles from Section 4, together with the lifetime 
models from Section 3, were used to estimate the lifetime of each functional unit in the 
system. 
Figure 5.18 shows the impact of each of the irregular geometries. The results are 
consistent with the FFT circuit, with PTT having the strongest impact and TTb having the 
least impact. Figure 5.19 shows the impact of irregular features. It can be observed that, 






Figure 5.18: Microprocessor characteristic lifetimes for each layer considering only the 




Figure 5.19: Microprocessor characteristic lifetimes for each layer considering only the 



































The impact of line ends in backend dielectric TDDB was studied and found to be 
clearly significant. These irregular geometries can potentially impact chip lifetime and 






















LIFETIME AND RELIABILITY ANALYSIS DUE TO FRONTEND 
WEAROUT MECHANISMS (NBTI, PBTI, HCI, GOBD) 
 
6.1  Impact of Frontend Wearout Mechanisms on Microprocessor Logic 
Block Reliability 
6.1.1  Performance Degradation Analysis Flow 
To characterize the impact of frontend wearout mechanisms on logic circuits, the 
signal edge degradation caused by frontend wearout mechanisms needs to be studied. 
Figure 6.1 illustrates the data flow and structure for modeling logic circuit performance 
degradation due to frontend wearout mechanisms.  
 
 
Figure 6.1: The schematic of the proposed flow for performance degradation analysis is 
shown. Yellow blocks indicate tools, while blue blocks indicate data. 
 
We begin with extracting all the paths through the microprocessor system under 
study via static timing analysis (STA) [118].  
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To study the impact of frontend wearout mechanisms on the microprocessor, the 
BTI and HCI models described in Section 3 determine the threshold voltage drift of each 
device within the extracted critical paths of the microprocessor system and the TDDB 
models described in Section 3 determine the gate-to-source resistance (RG2S) and gate-to-
drain resistance (RG2D) of each device. The threshold voltage drift and RG2S and RG2D 
variations are functions of the electrical stress and thermal profiles acquired from the 
framework illustrated in Figure 4.1. Note that the electrical stress profiles acquired from 
Figure 4.1 include only the activity for each net in the microprocessor. Activity 
propagation was implemented to obtain the electrical stress profiles for each transistor in 
the standard cells within the paths. 
To include the additional delay caused by frontend wearout mechanisms for each 
gate within each path for further STA analysis, the new standard cell library has been 
built to model the delay drift according to the threshold voltage drifts and the RG2S/RG2D 
variations of each cell. The gate delays of the standard cells are modeled via first-order 
linear regression as   
                           𝐷 = 𝑑0 +  ∑ 𝑑𝑖∆𝑋𝑖
𝑛
𝑖=1 + 𝑑𝑛+1𝑆𝑙𝑜𝑝𝑒 +  𝑑𝑛+2𝐶𝑙𝑜𝑎𝑑 ,                          (6.1) 
where D is the gate delay of a cell, n is the number of transistors in the cell, ΔXi is the 
threshold voltage drift in transistor i (ΔVthi) for BTI and HCI and the RG2S and RG2D 
variations in transistor i (ΔRG2S/G2Di) for GOBD, Slope is the input slope of the input 
waveform to the cell, Cload is the loading capacitance of the cell, d0 is a constant term, and 
di, i=1,2,…, n+2, are sensitivity coefficients. 
Taking into account the additional delays caused by frontend wearout 
mechanisms, the gate-level netlist, the timing constraint file which defines system timing 
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speculations, and the RC parasitics, we sort all paths to find the critical ones of the 
microprocessor system for further analysis. As time increases and frontend wearout 
mechanisms degrade device characteristics, the paths are resorted to determine a new set 
of critical paths. 
The extracted critical paths, together with all acquired RC parasitic elements in 
the cells and in the interconnects in the paths, are then simulated with SPICE. Process 
parameter variations for the devices within the extracted critical paths are taken into 
account in the SPICE simulations by running Monte Carlo simulations with random 
values for process parameters. The goal of implementing such SPICE simulations after 
STA is to analyze the delay of each critical path more accurately.  
The threshold voltage drifts determined by the BTI and HCI models and the 
RG2S/RG2D variations determined by the TDDB models are also annotated back to the 
extracted critical paths to characterize the microprocessor performance degradation 
caused by frontend wearout mechanisms via SPICE simulations of the BTI/HCI/GOBD-
induced critical paths to determine the delay of each path.   
 
6.1.2  Logic Wearout Simulation Results 
To address the impact of frontend wearout mechanisms on systems, we have 
studied two cases: the LEON3 IP core processor [122] and the 32-bit RISC 
microprocessor [123] as described in Sections 5.2.1 and 5.2.2, respectively. The 





6.1.2.1  Case Study 1: LEON3 microprocessor   
A set of standard benchmarks [84] were run on the microprocessor. The 
microprocessor includes around 240k gates, and the runtime for executing each 
benchmark on the system is around one to three minutes. The electrical stress and thermal 
profiles for the system were collected using the framework described in Section 4. The 
electrical and thermal profiles, together with the lifetime models from Section 3, were 
then used for performance degradation analysis to analyze the impact of frontend wearout 
mechanisms on the microprocessor reliability. 
Figures 6.2, 6.3 and 6.4 show the latency distributions of the critical paths of the 
microprocessor due to BTI, HCI and GOBD, respectively, for different use scenarios. 
The results show the critical paths of the microprocessor degrade differently while 
undergoing longer stress due to the frontend wearout mechanisms. The latency 
distributions of the critical paths not only provide us with the degradation rates of the 






Figure 6.2: The latency distributions of the critical paths of the microprocessor due to 
BTI for different use scenarios and for different stress time. 
 
 
Figure 6.3: The latency distributions of the critical paths of the microprocessor due to 
HCI for different use scenarios and for different stress time. 
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Figure 6.4: The latency distributions of the critical paths of the microprocessor due to 
GOBD for different use scenarios and for different stress time.  
 
Our methodology estimates system lifetimes by analyzing degradation of critical 
paths of systems due to frontend wearout mechanisms dynamically based on system 
performance requirements. Since all the frontend wearout mechanisms result in an 
increase in data path delays, a system may fail when there are timing violations, such as 
setup time and hold time violations occurring in the critical paths. Timing violation 
analysis of each critical path within a system is system frequency dependent because 
there are bigger delay margins when a system has a lower operating frequency, and there 
are smaller delay margins when a system has a higher operating frequency.   
For BTI, by weighting the lifetimes of operation, standby and off mode in 
accordance with Figure 1.3, we have estimated the lifetimes of the microprocessor under 























































Standard Normal Quantiles 
Zoom in 
Delay w/o stress 
Gaming General Usage 
Corporate Office Work 
Stress time  
      105 s       109 s 
Delay v.s. Standard Normal 
89 
 
study based on different operating frequencies for different use scenarios, as shown in 
Figure 6.5. The different operating modes impact the values of 𝑡𝑠𝑡𝑟𝑒𝑠𝑠  and 𝑡𝑟𝑒𝑐 in 
equations (3.17) and (3.20).  For example, during the “off” state, 𝑡𝑟𝑒𝑐  is increased.  The 
results clearly indicate that the estimated system lifetimes decrease as the system 
frequency increases, and gaming has the shortest lifetime. 
 
 
Figure 6.5: The estimated lifetimes of LEON3 microprocessor due to BTI for different 
use scenarios and different system frequencies. Dotted lines show the boundaries when 
considering process variation. 
 
The microprocessor system lifetimes for different operating frequencies and 
different use scenarios were also investigated under HCI. The system lifetimes estimated 
by the proposed methodology are shown in Figure 6.6. Similar to BTI, the 
































microprocessor lifetimes estimated by our methodology decrease as the system frequency 
increases, and gaming has the shortest lifetime. 
 
 
Figure 6.6: The estimated lifetimes of LEON3 microprocessor due to HCI for different 
use scenarios and different system frequencies. Dotted lines show the boundaries when 
considering process variation. 
 
We have also estimated the lifetimes of the microprocessor under study based on 
different operating frequencies for different use scenarios due to GOBD, as shown in 
Figure 6.7. The results clearly indicate that the estimated system lifetimes decrease as the 
system frequency increases, and gaming has the shortest lifetime. 


































Figure 6.7: The estimated lifetimes of LEON3 microprocessor due to GOBD for 
different use scenarios and different system frequencies. Dotted lines show the 
boundaries when considering process variation. 
 
6.1.2.2  Case Study 2: 32-bit RISC microprocessor 
Besides LEON3, the 32-bit RISC microprocessor [123] which includes around 
73k gates was also analyzed and studied.  
Figures 6.8, 6.9 and 6.10 show the estimated lifetime due to BTI, HCI and GOBD, 
respectively, for the RISC microprocessor for different benchmarks based on different 
operating frequencies. Similar to the results for the LEON3, the results clearly indicate 
that the estimated system lifetimes decrease as the system frequency increases. 
























Figure 6.8: The estimated lifetimes of the RISC microprocessor due to BTI for different 
benchmarks and different system frequencies. 
 
   
Figure 6.9: The estimated lifetimes of the RISC microprocessor due to HCI for different 






















Figure 6.10: The estimated lifetimes of the RISC microprocessor due to GOBD for 
different benchmarks and different system frequencies. 
 
6.2  Performance Degradation Analysis for Memory Blocks 
6.2.1  SRAM Circuit 
A 1024 word × 32 bit memory, which consists of 32,768 6T SRAM cells, shown 
in Figure 6.11, was generated with a memory generator [128] and was used for our study. 
Since each SRAM cell within the memory experiences different electrical stress and 
temperature when the microprocessor is executing benchmarks, each SRAM cell has a 
different threshold voltage drift due to BTI and HCI and different gate current leakage 
due to GOBD. The framework described in Section 4 was used to acquire the electrical 
and thermal profiles of the SRAM cells. 



























Figure 6.11: A typical 6T SRAM cell is shown. 
 
As an SRAM cell undergoes AC and DC stress, the cell will become increasingly 
skewed as one device degrades more than the other.  This leads to impaired noise 
immunity. 
 
6.2.2  Memory Wearout Simulation Results  
SRAMs are characterized with several performance metrics. These include the 
read and retention static noise margins (SNMs), write margin, read current (IREAD), and 
the minimum retention voltage (Vdd-min). The static noise margins are defined as the 
minimum DC noise voltage necessary to change the state of an SRAM cell. The read 
SNM is measured with the access transistors turned on, while the access transistors are 
off for the retention SNM. The write margin is the minimum voltage needed to flip the 
state of the cell, with the access transistors turned on. Vdd-min is the minimum voltage in 
which the SRAM retains its state. Finally, read current, which is inversely proportional to 
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access time, is the current flow through pull-down devices when performing a read 
operation. 
A set of standard benchmarks were run on the microprocessor system under 
study. The electrical stress, as shown in Figures 6.12 and 6.13, and thermal profiles for 
the memory were collected by the aging assessment framework described in Section 4. 
The electrical and thermal profiles, together with the lifetime models from Section 3, 



















Figure 6.12: The distribution of the stress probability for the data cache while running a 





















Figure 6.13: The distribution of the transition rate for the data cache while running a set 






















Figures 6.14, 6.15 and 6.16 show the degradation of read SNM, write margin, 
read current, and Vdd-min of the memory due to BTI, HCI and GOBD for different use 
scenarios. For BTI and TDDB, the results show that the SRAM cells degrade differently 
while undergoing longer BTI stress. For HCI, the results show that some of the SRAM 
cells degrade and some of them improve while undergoing longer HCI stress.  
 
 
Figure 6.14: The degradation of (a) write margin, (b) vdd-min, (c) read SNM, and (d) 





Figure 6.15: The degradation of (a) write margin, (b) vdd-min, (c) read SNM, and (d) 








































































































































Figure 6.16: The degradation of (a) write margin, (b) vdd-min, (c) read SNM, and (d) 
read current of the memory due to GOBD for different use scenarios. 
 
To better understand the impact of the frontend wearout mechanisms on the 
memory for different performance metrics, Figures 6.17, 6.18 and 6.19 show all 
performances under BTI, HCI and GOBD, respectively, normalized with respect to the 
specification and nominal fault free performance, i.e.,    
                             𝑌 = (𝑋 − 𝑋𝑠𝑝𝑒𝑐) (𝑋𝑓𝑎𝑢𝑙𝑡−𝑓𝑟𝑒𝑒 − 𝑋𝑠𝑝𝑒𝑐)⁄ ,                                    (6.2) 
where X is the performance parameter under study,  Xfault-free is the nominal performance, 


























































































































































































































Figure 6.19: The performance metrics of the memory for different use scenarios under 
GOBD. 
 
As our results indicate, for BTI, the minimum retention voltage is most strongly 
impacted, while the read stability is also severely affected. Both the write margin and 
read current are relatively unaffected by BTI. Regarding HCI, it improves the read SNM, 
write margin, and Vdd-min, and degrades IREAD. For GOBD, the read current is most 
severely impacted while the minimum retention voltage, read stability and write margin 










7.1  Conclusions of the Research 
The research presents a simulation workflow to estimate lifetime for a variety of 
wearout mechanisms, including negative bias temperature instability (NBTI), positive 
bias temperature instability (PBTI), gate oxide breakdown (GOBD), hot carrier injection 
(HCI), backend time dependent dielectric breakdown (BTDDB), electromigration (EM), 
and stress-induced voiding. Taking into account the detailed thermal and electrical stress 
profiles of microprocessor systems while running real-world applications, a methodology 
is developed to accurately assess microprocessor lifetime based on each wearout 
mechanism. In addition, this research presents a way to establish the link between the 
device-level wearout models, the electrical stress profile, the thermal profile, and system 
performances for both logic and memory blocks.   
For BTDDB, the impact of line ends was studied and found to be clearly 
significant. These irregular geometries can potentially impact chip lifetime and need to be 
separately extracted and included in the reliability simulator. 
The work identified the first block that is likely to fail in a system and takes into 
account a variety of use scenarios, composed of a fraction of time in operation, a fraction 
of time in standby, and a fraction of time when the system is off. 
Since the memory blocks within the microprocessor were found to be more 
vulnerable than the other units, the research also provide a methodology to analyze 
memory performance degradation due to the frontend wearout mechanisms with studying 
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DC noise margins in conventional 6T SRAM cells as a function of NBTI, PBTI, HCI and 
GOBD degradation. This provides insights on memory reliability under realistic use 
conditions.  
 
7.2  Future Work 
While the microprocessor lifetime and performance degradation for each wearout 
mechanism have been analysed, the lifetime and performance degradation when 
considering all the wearout mechanisms impacting the system simultaneously hasn’t been 
studied yet. For frontend wearout mechanisms, the impact of BTI and HCI on device 
threshold voltage and the impact of GOBD on device gate leakage can be further taken 
into account together. The system lifetimes due to frontend wearout mechanism can then 
be more realistically evaluated. 
Similarly, the impact of BTDDB, EM and SIV on interconnects can be taken into 













LIFETIME WITH RECONFIGURATION THROUGH 
REDUNDANCY ALLOCATION 
 
Error correcting codes can ensure that a memory system can tolerate faults.  Our 
storage blocks include data/instruction cache which contain 1024 32-bit words, tag 
storages which contain 128 28-bit words, and register file which contains 256 32-bit 
words. BCH codes [129][130] require seven additional bits per word and can correct one 
bit per word.   
To determine the impact of redundancy, let’s first suppose that an SRAM cell, 
that stores one bit, is composed of I components, with Weibull parameters, 𝜂𝑖 , 𝛽𝑖, 𝑖 =
1, … , 𝐼.  The survival rate of each cell depends on stress and temperature.  Overall, the 





𝑖 ). If a word contains N bits 
(N=32 for our data cache), then in the absence of redundancy, the probability of survival 
of a word is 𝑅𝑤𝑜𝑟𝑑 = ∏ 𝑅𝑗
𝑁
𝑗=1 . If there are M words (M=1024 for our data cache), the 
probability of survival of the memory is 𝑅𝑆𝑅𝐴𝑀 = ∏ 𝑅𝑤𝑜𝑟𝑑,𝑘
𝑀
𝑘=1 . The characteristic 
lifetime is when only 𝑒−1 = 𝑅𝑆𝑅𝐴𝑀  have survived.  In this case, in the absence of 
redundancy,  









𝑘=1 .                                 (A.1) 
If all cell experience the same stress profile, then  





𝑖 .                                         (A.2) 
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Now, let’s suppose that the data cache uses error correcting codes for each 
memory word such that the word contains 39 bits and one bit can be corrected.  The 
probability of survival of a word is 𝑅𝑤𝑜𝑟𝑑 = ∏ 𝑅𝑗
𝑁




𝑗=1 . For our 
example, N=39. The probability of survival of the memory is 𝑅𝑆𝑅𝐴𝑀 = ∏ 𝑅𝑤𝑜𝑟𝑑,𝑘
𝑀
𝑘=1 . 
Then, if 𝑒−1 = 𝑅𝑆𝑅𝐴𝑀 , corresponds to the characteristic lifetime, we solve  
                               1 = − ∑ 𝑙𝑛 (𝑅𝑤𝑜𝑟𝑑,𝑘(𝑇𝐹 = 𝜂𝑆𝑅𝐴𝑀))
𝑀
𝑘=1                             (A.3) 
to find the characteristic lifetime.  If all cells experience the same stress profile, then 
𝑅𝑤𝑜𝑟𝑑 = 𝑅
𝑁 + 𝑁(1 − 𝑅)𝑅𝑁−1 and the characteristic lifetime is the solution of  
                                     1 = −𝑀𝑙𝑛(𝑅𝑁 + 𝑁(1 − 𝑅)𝑅𝑁−1),                              (A.4) 
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